forked from KolibriOS/kolibrios
96 lines
3.2 KiB
C
96 lines
3.2 KiB
C
|
|
||
|
|
|
||
|
|
#pragma pack(push, 1)
|
||
|
|
typedef struct
|
||
|
|
{
|
||
|
|
u16_t device;
|
||
|
|
u16_t ChipSet;
|
||
|
|
}PciChipset_t;
|
||
|
|
#pragma pack(pop)
|
||
|
|
|
||
|
|
|
||
|
|
#define PCI_VENDOR_ID 0x00 /* 16 bits */
|
||
|
|
#define PCI_DEVICE_ID 0x02 /* 16 bits */
|
||
|
|
#define PCI_COMMAND 0x04 /* 16 bits */
|
||
|
|
#define PCI_COMMAND_IO 0x01 /* Enable response in I/O space */
|
||
|
|
#define PCI_COMMAND_MEMORY 0x02 /* Enable response in Memory space */
|
||
|
|
#define PCI_COMMAND_MASTER 0x04 /* Enable bus mastering */
|
||
|
|
#define PCI_COMMAND_SPECIAL 0x08 /* Enable response to special cycles */
|
||
|
|
#define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
|
||
|
|
#define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
|
||
|
|
#define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
|
||
|
|
#define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
|
||
|
|
#define PCI_COMMAND_SERR 0x100 /* Enable SERR */
|
||
|
|
#define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
|
||
|
|
#define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
#define PCI_MAP_REG_START 0x10
|
||
|
|
#define PCI_MAP_REG_END 0x28
|
||
|
|
#define PCI_MAP_ROM_REG 0x30
|
||
|
|
|
||
|
|
#define PCI_MAP_MEMORY 0x00000000
|
||
|
|
#define PCI_MAP_IO 0x00000001
|
||
|
|
|
||
|
|
#define PCI_MAP_MEMORY_TYPE 0x00000007
|
||
|
|
#define PCI_MAP_IO_TYPE 0x00000003
|
||
|
|
|
||
|
|
#define PCI_MAP_MEMORY_TYPE_32BIT 0x00000000
|
||
|
|
#define PCI_MAP_MEMORY_TYPE_32BIT_1M 0x00000002
|
||
|
|
#define PCI_MAP_MEMORY_TYPE_64BIT 0x00000004
|
||
|
|
#define PCI_MAP_MEMORY_TYPE_MASK 0x00000006
|
||
|
|
#define PCI_MAP_MEMORY_CACHABLE 0x00000008
|
||
|
|
#define PCI_MAP_MEMORY_ATTR_MASK 0x0000000e
|
||
|
|
#define PCI_MAP_MEMORY_ADDRESS_MASK 0xfffffff0
|
||
|
|
|
||
|
|
#define PCI_MAP_IO_ATTR_MASK 0x00000003
|
||
|
|
|
||
|
|
#define PCI_MAP_IS_IO(b) ((b) & PCI_MAP_IO)
|
||
|
|
#define PCI_MAP_IS_MEM(b) (!PCI_MAP_IS_IO(b))
|
||
|
|
|
||
|
|
#define PCI_MAP_IS64BITMEM(b) \
|
||
|
|
(((b) & PCI_MAP_MEMORY_TYPE_MASK) == PCI_MAP_MEMORY_TYPE_64BIT)
|
||
|
|
|
||
|
|
#define PCIGETMEMORY(b) ((b) & PCI_MAP_MEMORY_ADDRESS_MASK)
|
||
|
|
#define PCIGETMEMORY64HIGH(b) (*((CARD32*)&b + 1))
|
||
|
|
#define PCIGETMEMORY64(b) \
|
||
|
|
(PCIGETMEMORY(b) | ((CARD64)PCIGETMEMORY64HIGH(b) << 32))
|
||
|
|
|
||
|
|
#define PCI_MAP_IO_ADDRESS_MASK 0xfffffffc
|
||
|
|
|
||
|
|
#define PCIGETIO(b) ((b) & PCI_MAP_IO_ADDRESS_MASK)
|
||
|
|
|
||
|
|
#define PCI_MAP_ROM_DECODE_ENABLE 0x00000001
|
||
|
|
#define PCI_MAP_ROM_ADDRESS_MASK 0xfffff800
|
||
|
|
|
||
|
|
#define PCIGETROM(b) ((b) & PCI_MAP_ROM_ADDRESS_MASK)
|
||
|
|
|
||
|
|
|
||
|
|
#ifndef PCI_DOM_MASK
|
||
|
|
# define PCI_DOM_MASK 0x0ffu
|
||
|
|
#endif
|
||
|
|
#define PCI_DOMBUS_MASK (((PCI_DOM_MASK) << 8) | 0x0ffu)
|
||
|
|
|
||
|
|
#define PCI_MAKE_TAG(b,d,f) ((((b) & (PCI_DOMBUS_MASK)) << 16) | \
|
||
|
|
(((d) & 0x00001fu) << 11) | \
|
||
|
|
(((f) & 0x000007u) << 8))
|
||
|
|
|
||
|
|
#define PCI_BUS_FROM_TAG(tag) (((tag) >> 16) & (PCI_DOMBUS_MASK))
|
||
|
|
#define PCI_DEV_FROM_TAG(tag) (((tag) & 0x0000f800u) >> 11)
|
||
|
|
#define PCI_FUNC_FROM_TAG(tag) (((tag) & 0x00000700u) >> 8)
|
||
|
|
#define PCI_DFN_FROM_TAG(tag) (((tag) & 0x0000ff00u) >> 8)
|
||
|
|
|
||
|
|
|
||
|
|
typedef unsigned int PCITAG;
|
||
|
|
|
||
|
|
extern inline PCITAG
|
||
|
|
pciTag(int busnum, int devnum, int funcnum)
|
||
|
|
{
|
||
|
|
return(PCI_MAKE_TAG(busnum,devnum,funcnum));
|
||
|
|
}
|
||
|
|
|
||
|
|
u32_t pciGetBaseSize(int bus, int devfn, int index, Bool destructive, Bool *min);
|
||
|
|
|
||
|
|
Bool FindPciDevice();
|