forked from KolibriOS/kolibrios
133 lines
4.4 KiB
PHP
133 lines
4.4 KiB
PHP
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
;; ;;
|
|
;; Copyright (C) KolibriOS team 2004-2012. All rights reserved. ;;
|
|
;; Distributed under terms of the GNU General Public License ;;
|
|
;; ;;
|
|
;; GNU GENERAL PUBLIC LICENSE ;;
|
|
;; Version 2, June 1991 ;;
|
|
;; ;;
|
|
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
|
|
|
|
|
|
; PCI Bus defines
|
|
|
|
PCI_HEADER_TYPE = 0x0e ; 8 bit
|
|
PCI_BASE_ADDRESS_0 = 0x10 ; 32 bit
|
|
PCI_BASE_ADDRESS_1 = 0x14 ; 32 bits
|
|
PCI_BASE_ADDRESS_2 = 0x18 ; 32 bits
|
|
PCI_BASE_ADDRESS_3 = 0x1c ; 32 bits
|
|
PCI_BASE_ADDRESS_4 = 0x20 ; 32 bits
|
|
PCI_BASE_ADDRESS_5 = 0x24 ; 32 bits
|
|
PCI_BASE_ADDRESS_SPACE_IO = 0x01
|
|
PCI_BASE_ADDRESS_IO_MASK = 0xFFFFFFFC
|
|
PCI_BASE_ADDRESS_MEM_MASK = 0xFFFFFFF0
|
|
|
|
; PCI programming
|
|
|
|
PCI_VENDOR_ID = 0x00 ; 16 bit
|
|
PCI_DEVICE_ID = 0x02 ; 16 bits
|
|
PCI_REG_COMMAND = 0x4 ; command register
|
|
PCI_REG_STATUS = 0x6 ; status register
|
|
PCI_REVISION_ID = 0x08 ; 8 bits
|
|
PCI_REG_LATENCY = 0xd ; latency timer register
|
|
PCI_REG_CAP_PTR = 0x34 ; capabilities pointer
|
|
PCI_REG_IRQ = 0x3c
|
|
PCI_REG_CAPABILITY_ID = 0x0 ; capapility ID in pm register block
|
|
PCI_REG_PM_STATUS = 0x4 ; power management status register
|
|
PCI_REG_PM_CTRL = 0x4 ; power management control register
|
|
PCI_BIT_PIO = 1 ; bit0: io space control
|
|
PCI_BIT_MMIO = 2 ; bit1: memory space control
|
|
PCI_BIT_MASTER = 4 ; bit2: device acts as a PCI master
|
|
|
|
|
|
macro PCI_find_io {
|
|
|
|
local .check, .inc, .got
|
|
|
|
xor eax, eax
|
|
mov esi, PCI_BASE_ADDRESS_0
|
|
.check:
|
|
stdcall PciRead32, [device.pci_bus], [device.pci_dev], esi
|
|
|
|
test eax, PCI_BASE_ADDRESS_IO_MASK
|
|
jz .inc
|
|
|
|
test eax, PCI_BASE_ADDRESS_SPACE_IO
|
|
jz .inc
|
|
|
|
and eax, PCI_BASE_ADDRESS_IO_MASK
|
|
jmp .got
|
|
|
|
.inc:
|
|
add esi, 4
|
|
cmp esi, PCI_BASE_ADDRESS_5
|
|
jbe .check
|
|
xor eax, eax
|
|
|
|
.got:
|
|
mov [device.io_addr], eax
|
|
|
|
}
|
|
|
|
|
|
macro PCI_find_mmio32 {
|
|
|
|
local .check, .inc, .got
|
|
|
|
mov esi, PCI_BASE_ADDRESS_0
|
|
.check:
|
|
stdcall PciRead32, [device.pci_bus], [device.pci_dev], esi
|
|
|
|
test eax, PCI_BASE_ADDRESS_SPACE_IO ; mmio address?
|
|
jnz .inc
|
|
|
|
test eax, 100b ; 64 bit?
|
|
jnz .inc
|
|
and eax, not 1111b
|
|
jmp .got
|
|
|
|
.inc:
|
|
add esi, 4
|
|
cmp esi, PCI_BASE_ADDRESS_5
|
|
jbe .check
|
|
xor eax, eax
|
|
|
|
.got:
|
|
mov [device.mmio_addr], eax
|
|
}
|
|
|
|
macro PCI_find_irq {
|
|
|
|
stdcall PciRead8, [device.pci_bus], [device.pci_dev], PCI_REG_IRQ
|
|
mov [device.irq_line], al
|
|
|
|
}
|
|
|
|
macro PCI_find_rev {
|
|
|
|
stdcall PciRead8, [device.pci_bus], [device.pci_dev], PCI_REVISION_ID
|
|
mov [device.revision], al
|
|
|
|
}
|
|
|
|
macro PCI_make_bus_master bus, dev {
|
|
|
|
stdcall PciRead32, [device.pci_bus], [device.pci_dev], PCI_REG_COMMAND
|
|
or al, PCI_BIT_MASTER
|
|
stdcall PciWrite32, [device.pci_bus], [device.pci_dev], PCI_REG_COMMAND, eax
|
|
|
|
}
|
|
|
|
macro PCI_adjust_latency min {
|
|
|
|
local .not
|
|
|
|
stdcall PciRead8, [device.pci_bus], [device.pci_dev], PCI_REG_LATENCY
|
|
cmp al, min
|
|
ja .not
|
|
mov al, min
|
|
stdcall PciWrite8, [device.pci_bus], [device.pci_dev], PCI_REG_LATENCY, eax
|
|
.not:
|
|
|
|
}
|