forked from KolibriOS/kolibrios
1479 lines
50 KiB
C
1479 lines
50 KiB
C
/*
|
|
* Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
|
|
* Copyright (c) 2007-2008 Intel Corporation
|
|
* Jesse Barnes <jesse.barnes@intel.com>
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*/
|
|
#ifndef __INTEL_DRV_H__
|
|
#define __INTEL_DRV_H__
|
|
|
|
#include <linux/async.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/hdmi.h>
|
|
#include <drm/i915_drm.h>
|
|
#include "i915_drv.h"
|
|
#include <drm/drm_crtc.h>
|
|
#include <drm/drm_crtc_helper.h>
|
|
#include <drm/drm_fb_helper.h>
|
|
#include <drm/drm_dp_mst_helper.h>
|
|
#include <drm/drm_rect.h>
|
|
#include <drm/drm_atomic.h>
|
|
|
|
/**
|
|
* _wait_for - magic (register) wait macro
|
|
*
|
|
* Does the right thing for modeset paths when run under kdgb or similar atomic
|
|
* contexts. Note that it's important that we check the condition again after
|
|
* having timed out, since the timeout could be due to preemption or similar and
|
|
* we've never had a chance to check the condition before the timeout.
|
|
*/
|
|
#define _wait_for(COND, MS, W) ({ \
|
|
unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1; \
|
|
int ret__ = 0; \
|
|
while (!(COND)) { \
|
|
if (time_after(jiffies, timeout__)) { \
|
|
if (!(COND)) \
|
|
ret__ = -ETIMEDOUT; \
|
|
break; \
|
|
} \
|
|
if (W ) { \
|
|
msleep(W); \
|
|
} else { \
|
|
cpu_relax(); \
|
|
} \
|
|
} \
|
|
ret__; \
|
|
})
|
|
|
|
#define wait_for(COND, MS) _wait_for(COND, MS, 1)
|
|
#define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0)
|
|
#define wait_for_atomic_us(COND, US) _wait_for((COND), \
|
|
DIV_ROUND_UP((US), 1000), 0)
|
|
|
|
#define KHz(x) (1000 * (x))
|
|
#define MHz(x) KHz(1000 * (x))
|
|
|
|
/*
|
|
* Display related stuff
|
|
*/
|
|
|
|
/* store information about an Ixxx DVO */
|
|
/* The i830->i865 use multiple DVOs with multiple i2cs */
|
|
/* the i915, i945 have a single sDVO i2c bus - which is different */
|
|
#define MAX_OUTPUTS 6
|
|
/* maximum connectors per crtcs in the mode set */
|
|
|
|
/* Maximum cursor sizes */
|
|
#define GEN2_CURSOR_WIDTH 64
|
|
#define GEN2_CURSOR_HEIGHT 64
|
|
#define MAX_CURSOR_WIDTH 256
|
|
#define MAX_CURSOR_HEIGHT 256
|
|
|
|
#define INTEL_I2C_BUS_DVO 1
|
|
#define INTEL_I2C_BUS_SDVO 2
|
|
|
|
/* these are outputs from the chip - integrated only
|
|
external chips are via DVO or SDVO output */
|
|
enum intel_output_type {
|
|
INTEL_OUTPUT_UNUSED = 0,
|
|
INTEL_OUTPUT_ANALOG = 1,
|
|
INTEL_OUTPUT_DVO = 2,
|
|
INTEL_OUTPUT_SDVO = 3,
|
|
INTEL_OUTPUT_LVDS = 4,
|
|
INTEL_OUTPUT_TVOUT = 5,
|
|
INTEL_OUTPUT_HDMI = 6,
|
|
INTEL_OUTPUT_DISPLAYPORT = 7,
|
|
INTEL_OUTPUT_EDP = 8,
|
|
INTEL_OUTPUT_DSI = 9,
|
|
INTEL_OUTPUT_UNKNOWN = 10,
|
|
INTEL_OUTPUT_DP_MST = 11,
|
|
};
|
|
|
|
#define INTEL_DVO_CHIP_NONE 0
|
|
#define INTEL_DVO_CHIP_LVDS 1
|
|
#define INTEL_DVO_CHIP_TMDS 2
|
|
#define INTEL_DVO_CHIP_TVOUT 4
|
|
|
|
#define INTEL_DSI_VIDEO_MODE 0
|
|
#define INTEL_DSI_COMMAND_MODE 1
|
|
|
|
struct intel_framebuffer {
|
|
struct drm_framebuffer base;
|
|
struct drm_i915_gem_object *obj;
|
|
void *private;
|
|
};
|
|
|
|
struct intel_fbdev {
|
|
struct drm_fb_helper helper;
|
|
struct intel_framebuffer *fb;
|
|
struct list_head fbdev_list;
|
|
struct drm_display_mode *our_mode;
|
|
int preferred_bpp;
|
|
};
|
|
|
|
struct intel_encoder {
|
|
struct drm_encoder base;
|
|
|
|
enum intel_output_type type;
|
|
unsigned int cloneable;
|
|
void (*hot_plug)(struct intel_encoder *);
|
|
bool (*compute_config)(struct intel_encoder *,
|
|
struct intel_crtc_state *);
|
|
void (*pre_pll_enable)(struct intel_encoder *);
|
|
void (*pre_enable)(struct intel_encoder *);
|
|
void (*enable)(struct intel_encoder *);
|
|
void (*mode_set)(struct intel_encoder *intel_encoder);
|
|
void (*disable)(struct intel_encoder *);
|
|
void (*post_disable)(struct intel_encoder *);
|
|
void (*post_pll_disable)(struct intel_encoder *);
|
|
/* Read out the current hw state of this connector, returning true if
|
|
* the encoder is active. If the encoder is enabled it also set the pipe
|
|
* it is connected to in the pipe parameter. */
|
|
bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe);
|
|
/* Reconstructs the equivalent mode flags for the current hardware
|
|
* state. This must be called _after_ display->get_pipe_config has
|
|
* pre-filled the pipe config. Note that intel_encoder->base.crtc must
|
|
* be set correctly before calling this function. */
|
|
void (*get_config)(struct intel_encoder *,
|
|
struct intel_crtc_state *pipe_config);
|
|
/*
|
|
* Called during system suspend after all pending requests for the
|
|
* encoder are flushed (for example for DP AUX transactions) and
|
|
* device interrupts are disabled.
|
|
*/
|
|
void (*suspend)(struct intel_encoder *);
|
|
int crtc_mask;
|
|
enum hpd_pin hpd_pin;
|
|
};
|
|
|
|
struct intel_panel {
|
|
struct drm_display_mode *fixed_mode;
|
|
struct drm_display_mode *downclock_mode;
|
|
int fitting_mode;
|
|
|
|
/* backlight */
|
|
struct {
|
|
bool present;
|
|
u32 level;
|
|
u32 min;
|
|
u32 max;
|
|
bool enabled;
|
|
bool combination_mode; /* gen 2/4 only */
|
|
bool active_low_pwm;
|
|
|
|
/* PWM chip */
|
|
bool util_pin_active_low; /* bxt+ */
|
|
u8 controller; /* bxt+ only */
|
|
struct pwm_device *pwm;
|
|
|
|
struct backlight_device *device;
|
|
|
|
/* Connector and platform specific backlight functions */
|
|
int (*setup)(struct intel_connector *connector, enum pipe pipe);
|
|
uint32_t (*get)(struct intel_connector *connector);
|
|
void (*set)(struct intel_connector *connector, uint32_t level);
|
|
void (*disable)(struct intel_connector *connector);
|
|
void (*enable)(struct intel_connector *connector);
|
|
uint32_t (*hz_to_pwm)(struct intel_connector *connector,
|
|
uint32_t hz);
|
|
void (*power)(struct intel_connector *, bool enable);
|
|
} backlight;
|
|
};
|
|
|
|
struct intel_connector {
|
|
struct drm_connector base;
|
|
/*
|
|
* The fixed encoder this connector is connected to.
|
|
*/
|
|
struct intel_encoder *encoder;
|
|
|
|
/* Reads out the current hw, returning true if the connector is enabled
|
|
* and active (i.e. dpms ON state). */
|
|
bool (*get_hw_state)(struct intel_connector *);
|
|
|
|
/*
|
|
* Removes all interfaces through which the connector is accessible
|
|
* - like sysfs, debugfs entries -, so that no new operations can be
|
|
* started on the connector. Also makes sure all currently pending
|
|
* operations finish before returing.
|
|
*/
|
|
void (*unregister)(struct intel_connector *);
|
|
|
|
/* Panel info for eDP and LVDS */
|
|
struct intel_panel panel;
|
|
|
|
/* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */
|
|
struct edid *edid;
|
|
struct edid *detect_edid;
|
|
|
|
/* since POLL and HPD connectors may use the same HPD line keep the native
|
|
state of connector->polled in case hotplug storm detection changes it */
|
|
u8 polled;
|
|
|
|
void *port; /* store this opaque as its illegal to dereference it */
|
|
|
|
struct intel_dp *mst_port;
|
|
};
|
|
|
|
typedef struct dpll {
|
|
/* given values */
|
|
int n;
|
|
int m1, m2;
|
|
int p1, p2;
|
|
/* derived values */
|
|
int dot;
|
|
int vco;
|
|
int m;
|
|
int p;
|
|
} intel_clock_t;
|
|
|
|
struct intel_atomic_state {
|
|
struct drm_atomic_state base;
|
|
|
|
unsigned int cdclk;
|
|
bool dpll_set;
|
|
struct intel_shared_dpll_config shared_dpll[I915_NUM_PLLS];
|
|
};
|
|
|
|
struct intel_plane_state {
|
|
struct drm_plane_state base;
|
|
struct drm_rect src;
|
|
struct drm_rect dst;
|
|
struct drm_rect clip;
|
|
bool visible;
|
|
|
|
/*
|
|
* scaler_id
|
|
* = -1 : not using a scaler
|
|
* >= 0 : using a scalers
|
|
*
|
|
* plane requiring a scaler:
|
|
* - During check_plane, its bit is set in
|
|
* crtc_state->scaler_state.scaler_users by calling helper function
|
|
* update_scaler_plane.
|
|
* - scaler_id indicates the scaler it got assigned.
|
|
*
|
|
* plane doesn't require a scaler:
|
|
* - this can happen when scaling is no more required or plane simply
|
|
* got disabled.
|
|
* - During check_plane, corresponding bit is reset in
|
|
* crtc_state->scaler_state.scaler_users by calling helper function
|
|
* update_scaler_plane.
|
|
*/
|
|
int scaler_id;
|
|
|
|
struct drm_intel_sprite_colorkey ckey;
|
|
};
|
|
|
|
struct intel_initial_plane_config {
|
|
struct intel_framebuffer *fb;
|
|
unsigned int tiling;
|
|
int size;
|
|
u32 base;
|
|
};
|
|
|
|
#define SKL_MIN_SRC_W 8
|
|
#define SKL_MAX_SRC_W 4096
|
|
#define SKL_MIN_SRC_H 8
|
|
#define SKL_MAX_SRC_H 4096
|
|
#define SKL_MIN_DST_W 8
|
|
#define SKL_MAX_DST_W 4096
|
|
#define SKL_MIN_DST_H 8
|
|
#define SKL_MAX_DST_H 4096
|
|
|
|
struct intel_scaler {
|
|
int in_use;
|
|
uint32_t mode;
|
|
};
|
|
|
|
struct intel_crtc_scaler_state {
|
|
#define SKL_NUM_SCALERS 2
|
|
struct intel_scaler scalers[SKL_NUM_SCALERS];
|
|
|
|
/*
|
|
* scaler_users: keeps track of users requesting scalers on this crtc.
|
|
*
|
|
* If a bit is set, a user is using a scaler.
|
|
* Here user can be a plane or crtc as defined below:
|
|
* bits 0-30 - plane (bit position is index from drm_plane_index)
|
|
* bit 31 - crtc
|
|
*
|
|
* Instead of creating a new index to cover planes and crtc, using
|
|
* existing drm_plane_index for planes which is well less than 31
|
|
* planes and bit 31 for crtc. This should be fine to cover all
|
|
* our platforms.
|
|
*
|
|
* intel_atomic_setup_scalers will setup available scalers to users
|
|
* requesting scalers. It will gracefully fail if request exceeds
|
|
* avilability.
|
|
*/
|
|
#define SKL_CRTC_INDEX 31
|
|
unsigned scaler_users;
|
|
|
|
/* scaler used by crtc for panel fitting purpose */
|
|
int scaler_id;
|
|
};
|
|
|
|
/* drm_mode->private_flags */
|
|
#define I915_MODE_FLAG_INHERITED 1
|
|
|
|
struct intel_crtc_state {
|
|
struct drm_crtc_state base;
|
|
|
|
/**
|
|
* quirks - bitfield with hw state readout quirks
|
|
*
|
|
* For various reasons the hw state readout code might not be able to
|
|
* completely faithfully read out the current state. These cases are
|
|
* tracked with quirk flags so that fastboot and state checker can act
|
|
* accordingly.
|
|
*/
|
|
#define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */
|
|
unsigned long quirks;
|
|
|
|
bool update_pipe;
|
|
|
|
/* Pipe source size (ie. panel fitter input size)
|
|
* All planes will be positioned inside this space,
|
|
* and get clipped at the edges. */
|
|
int pipe_src_w, pipe_src_h;
|
|
|
|
/* Whether to set up the PCH/FDI. Note that we never allow sharing
|
|
* between pch encoders and cpu encoders. */
|
|
bool has_pch_encoder;
|
|
|
|
/* Are we sending infoframes on the attached port */
|
|
bool has_infoframe;
|
|
|
|
/* CPU Transcoder for the pipe. Currently this can only differ from the
|
|
* pipe on Haswell (where we have a special eDP transcoder). */
|
|
enum transcoder cpu_transcoder;
|
|
|
|
/*
|
|
* Use reduced/limited/broadcast rbg range, compressing from the full
|
|
* range fed into the crtcs.
|
|
*/
|
|
bool limited_color_range;
|
|
|
|
/* DP has a bunch of special case unfortunately, so mark the pipe
|
|
* accordingly. */
|
|
bool has_dp_encoder;
|
|
|
|
/* Whether we should send NULL infoframes. Required for audio. */
|
|
bool has_hdmi_sink;
|
|
|
|
/* Audio enabled on this pipe. Only valid if either has_hdmi_sink or
|
|
* has_dp_encoder is set. */
|
|
bool has_audio;
|
|
|
|
/*
|
|
* Enable dithering, used when the selected pipe bpp doesn't match the
|
|
* plane bpp.
|
|
*/
|
|
bool dither;
|
|
|
|
/* Controls for the clock computation, to override various stages. */
|
|
bool clock_set;
|
|
|
|
/* SDVO TV has a bunch of special case. To make multifunction encoders
|
|
* work correctly, we need to track this at runtime.*/
|
|
bool sdvo_tv_clock;
|
|
|
|
/*
|
|
* crtc bandwidth limit, don't increase pipe bpp or clock if not really
|
|
* required. This is set in the 2nd loop of calling encoder's
|
|
* ->compute_config if the first pick doesn't work out.
|
|
*/
|
|
bool bw_constrained;
|
|
|
|
/* Settings for the intel dpll used on pretty much everything but
|
|
* haswell. */
|
|
struct dpll dpll;
|
|
|
|
/* Selected dpll when shared or DPLL_ID_PRIVATE. */
|
|
enum intel_dpll_id shared_dpll;
|
|
|
|
/*
|
|
* - PORT_CLK_SEL for DDI ports on HSW/BDW.
|
|
* - enum skl_dpll on SKL
|
|
*/
|
|
uint32_t ddi_pll_sel;
|
|
|
|
/* Actual register state of the dpll, for shared dpll cross-checking. */
|
|
struct intel_dpll_hw_state dpll_hw_state;
|
|
|
|
int pipe_bpp;
|
|
struct intel_link_m_n dp_m_n;
|
|
|
|
/* m2_n2 for eDP downclock */
|
|
struct intel_link_m_n dp_m2_n2;
|
|
bool has_drrs;
|
|
|
|
/*
|
|
* Frequence the dpll for the port should run at. Differs from the
|
|
* adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also
|
|
* already multiplied by pixel_multiplier.
|
|
*/
|
|
int port_clock;
|
|
|
|
/* Used by SDVO (and if we ever fix it, HDMI). */
|
|
unsigned pixel_multiplier;
|
|
|
|
uint8_t lane_count;
|
|
|
|
/* Panel fitter controls for gen2-gen4 + VLV */
|
|
struct {
|
|
u32 control;
|
|
u32 pgm_ratios;
|
|
u32 lvds_border_bits;
|
|
} gmch_pfit;
|
|
|
|
/* Panel fitter placement and size for Ironlake+ */
|
|
struct {
|
|
u32 pos;
|
|
u32 size;
|
|
bool enabled;
|
|
bool force_thru;
|
|
} pch_pfit;
|
|
|
|
/* FDI configuration, only valid if has_pch_encoder is set. */
|
|
int fdi_lanes;
|
|
struct intel_link_m_n fdi_m_n;
|
|
|
|
bool ips_enabled;
|
|
|
|
bool double_wide;
|
|
|
|
bool dp_encoder_is_mst;
|
|
int pbn;
|
|
|
|
struct intel_crtc_scaler_state scaler_state;
|
|
|
|
/* w/a for waiting 2 vblanks during crtc enable */
|
|
enum pipe hsw_workaround_pipe;
|
|
};
|
|
|
|
struct vlv_wm_state {
|
|
struct vlv_pipe_wm wm[3];
|
|
struct vlv_sr_wm sr[3];
|
|
uint8_t num_active_planes;
|
|
uint8_t num_levels;
|
|
uint8_t level;
|
|
bool cxsr;
|
|
};
|
|
|
|
struct intel_pipe_wm {
|
|
struct intel_wm_level wm[5];
|
|
uint32_t linetime;
|
|
bool fbc_wm_enabled;
|
|
bool pipe_enabled;
|
|
bool sprites_enabled;
|
|
bool sprites_scaled;
|
|
};
|
|
|
|
struct intel_mmio_flip {
|
|
struct work_struct work;
|
|
struct drm_i915_private *i915;
|
|
struct drm_i915_gem_request *req;
|
|
struct intel_crtc *crtc;
|
|
};
|
|
|
|
struct skl_pipe_wm {
|
|
struct skl_wm_level wm[8];
|
|
struct skl_wm_level trans_wm;
|
|
uint32_t linetime;
|
|
};
|
|
|
|
/*
|
|
* Tracking of operations that need to be performed at the beginning/end of an
|
|
* atomic commit, outside the atomic section where interrupts are disabled.
|
|
* These are generally operations that grab mutexes or might otherwise sleep
|
|
* and thus can't be run with interrupts disabled.
|
|
*/
|
|
struct intel_crtc_atomic_commit {
|
|
/* Sleepable operations to perform before commit */
|
|
bool wait_for_flips;
|
|
bool disable_fbc;
|
|
bool disable_ips;
|
|
bool disable_cxsr;
|
|
bool pre_disable_primary;
|
|
bool update_wm_pre, update_wm_post;
|
|
unsigned disabled_planes;
|
|
|
|
/* Sleepable operations to perform after commit */
|
|
unsigned fb_bits;
|
|
bool wait_vblank;
|
|
bool update_fbc;
|
|
bool post_enable_primary;
|
|
unsigned update_sprite_watermarks;
|
|
};
|
|
|
|
struct intel_crtc {
|
|
struct drm_crtc base;
|
|
enum pipe pipe;
|
|
enum plane plane;
|
|
u8 lut_r[256], lut_g[256], lut_b[256];
|
|
/*
|
|
* Whether the crtc and the connected output pipeline is active. Implies
|
|
* that crtc->enabled is set, i.e. the current mode configuration has
|
|
* some outputs connected to this crtc.
|
|
*/
|
|
bool active;
|
|
unsigned long enabled_power_domains;
|
|
bool lowfreq_avail;
|
|
struct intel_overlay *overlay;
|
|
struct intel_unpin_work *unpin_work;
|
|
|
|
atomic_t unpin_work_count;
|
|
|
|
/* Display surface base address adjustement for pageflips. Note that on
|
|
* gen4+ this only adjusts up to a tile, offsets within a tile are
|
|
* handled in the hw itself (with the TILEOFF register). */
|
|
unsigned long dspaddr_offset;
|
|
int adjusted_x;
|
|
int adjusted_y;
|
|
|
|
uint32_t cursor_addr;
|
|
uint32_t cursor_cntl;
|
|
uint32_t cursor_size;
|
|
uint32_t cursor_base;
|
|
|
|
struct intel_crtc_state *config;
|
|
|
|
/* reset counter value when the last flip was submitted */
|
|
unsigned int reset_counter;
|
|
|
|
/* Access to these should be protected by dev_priv->irq_lock. */
|
|
bool cpu_fifo_underrun_disabled;
|
|
bool pch_fifo_underrun_disabled;
|
|
|
|
/* per-pipe watermark state */
|
|
struct {
|
|
/* watermarks currently being used */
|
|
struct intel_pipe_wm active;
|
|
/* SKL wm values currently in use */
|
|
struct skl_pipe_wm skl_active;
|
|
/* allow CxSR on this pipe */
|
|
bool cxsr_allowed;
|
|
} wm;
|
|
|
|
int scanline_offset;
|
|
|
|
struct {
|
|
unsigned start_vbl_count;
|
|
ktime_t start_vbl_time;
|
|
int min_vbl, max_vbl;
|
|
int scanline_start;
|
|
} debug;
|
|
|
|
struct intel_crtc_atomic_commit atomic;
|
|
|
|
/* scalers available on this crtc */
|
|
int num_scalers;
|
|
|
|
struct vlv_wm_state wm_state;
|
|
};
|
|
|
|
struct intel_plane_wm_parameters {
|
|
uint32_t horiz_pixels;
|
|
uint32_t vert_pixels;
|
|
/*
|
|
* For packed pixel formats:
|
|
* bytes_per_pixel - holds bytes per pixel
|
|
* For planar pixel formats:
|
|
* bytes_per_pixel - holds bytes per pixel for uv-plane
|
|
* y_bytes_per_pixel - holds bytes per pixel for y-plane
|
|
*/
|
|
uint8_t bytes_per_pixel;
|
|
uint8_t y_bytes_per_pixel;
|
|
bool enabled;
|
|
bool scaled;
|
|
u64 tiling;
|
|
unsigned int rotation;
|
|
uint16_t fifo_size;
|
|
};
|
|
|
|
struct intel_plane {
|
|
struct drm_plane base;
|
|
int plane;
|
|
enum pipe pipe;
|
|
bool can_scale;
|
|
int max_downscale;
|
|
uint32_t frontbuffer_bit;
|
|
|
|
/* Since we need to change the watermarks before/after
|
|
* enabling/disabling the planes, we need to store the parameters here
|
|
* as the other pieces of the struct may not reflect the values we want
|
|
* for the watermark calculations. Currently only Haswell uses this.
|
|
*/
|
|
struct intel_plane_wm_parameters wm;
|
|
|
|
/*
|
|
* NOTE: Do not place new plane state fields here (e.g., when adding
|
|
* new plane properties). New runtime state should now be placed in
|
|
* the intel_plane_state structure and accessed via drm_plane->state.
|
|
*/
|
|
|
|
void (*update_plane)(struct drm_plane *plane,
|
|
struct drm_crtc *crtc,
|
|
struct drm_framebuffer *fb,
|
|
int crtc_x, int crtc_y,
|
|
unsigned int crtc_w, unsigned int crtc_h,
|
|
uint32_t x, uint32_t y,
|
|
uint32_t src_w, uint32_t src_h);
|
|
void (*disable_plane)(struct drm_plane *plane,
|
|
struct drm_crtc *crtc);
|
|
int (*check_plane)(struct drm_plane *plane,
|
|
struct intel_crtc_state *crtc_state,
|
|
struct intel_plane_state *state);
|
|
void (*commit_plane)(struct drm_plane *plane,
|
|
struct intel_plane_state *state);
|
|
};
|
|
|
|
struct intel_watermark_params {
|
|
unsigned long fifo_size;
|
|
unsigned long max_wm;
|
|
unsigned long default_wm;
|
|
unsigned long guard_size;
|
|
unsigned long cacheline_size;
|
|
};
|
|
|
|
struct cxsr_latency {
|
|
int is_desktop;
|
|
int is_ddr3;
|
|
unsigned long fsb_freq;
|
|
unsigned long mem_freq;
|
|
unsigned long display_sr;
|
|
unsigned long display_hpll_disable;
|
|
unsigned long cursor_sr;
|
|
unsigned long cursor_hpll_disable;
|
|
};
|
|
|
|
#define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base)
|
|
#define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
|
|
#define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base)
|
|
#define to_intel_connector(x) container_of(x, struct intel_connector, base)
|
|
#define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
|
|
#define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
|
|
#define to_intel_plane(x) container_of(x, struct intel_plane, base)
|
|
#define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base)
|
|
#define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL)
|
|
|
|
struct intel_hdmi {
|
|
u32 hdmi_reg;
|
|
int ddc_bus;
|
|
bool limited_color_range;
|
|
bool color_range_auto;
|
|
bool has_hdmi_sink;
|
|
bool has_audio;
|
|
enum hdmi_force_audio force_audio;
|
|
bool rgb_quant_range_selectable;
|
|
enum hdmi_picture_aspect aspect_ratio;
|
|
struct intel_connector *attached_connector;
|
|
void (*write_infoframe)(struct drm_encoder *encoder,
|
|
enum hdmi_infoframe_type type,
|
|
const void *frame, ssize_t len);
|
|
void (*set_infoframes)(struct drm_encoder *encoder,
|
|
bool enable,
|
|
const struct drm_display_mode *adjusted_mode);
|
|
bool (*infoframe_enabled)(struct drm_encoder *encoder);
|
|
};
|
|
|
|
struct intel_dp_mst_encoder;
|
|
#define DP_MAX_DOWNSTREAM_PORTS 0x10
|
|
|
|
/*
|
|
* enum link_m_n_set:
|
|
* When platform provides two set of M_N registers for dp, we can
|
|
* program them and switch between them incase of DRRS.
|
|
* But When only one such register is provided, we have to program the
|
|
* required divider value on that registers itself based on the DRRS state.
|
|
*
|
|
* M1_N1 : Program dp_m_n on M1_N1 registers
|
|
* dp_m2_n2 on M2_N2 registers (If supported)
|
|
*
|
|
* M2_N2 : Program dp_m2_n2 on M1_N1 registers
|
|
* M2_N2 registers are not supported
|
|
*/
|
|
|
|
enum link_m_n_set {
|
|
/* Sets the m1_n1 and m2_n2 */
|
|
M1_N1 = 0,
|
|
M2_N2
|
|
};
|
|
|
|
struct sink_crc {
|
|
bool started;
|
|
u8 last_crc[6];
|
|
int last_count;
|
|
};
|
|
|
|
struct intel_dp {
|
|
uint32_t output_reg;
|
|
uint32_t aux_ch_ctl_reg;
|
|
uint32_t DP;
|
|
int link_rate;
|
|
uint8_t lane_count;
|
|
bool has_audio;
|
|
enum hdmi_force_audio force_audio;
|
|
bool limited_color_range;
|
|
bool color_range_auto;
|
|
uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
|
|
uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE];
|
|
uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS];
|
|
/* sink rates as reported by DP_SUPPORTED_LINK_RATES */
|
|
uint8_t num_sink_rates;
|
|
int sink_rates[DP_MAX_SUPPORTED_RATES];
|
|
struct sink_crc sink_crc;
|
|
struct drm_dp_aux aux;
|
|
uint8_t train_set[4];
|
|
int panel_power_up_delay;
|
|
int panel_power_down_delay;
|
|
int panel_power_cycle_delay;
|
|
int backlight_on_delay;
|
|
int backlight_off_delay;
|
|
struct delayed_work panel_vdd_work;
|
|
bool want_panel_vdd;
|
|
unsigned long last_power_cycle;
|
|
unsigned long last_power_on;
|
|
unsigned long last_backlight_off;
|
|
|
|
/*
|
|
* Pipe whose power sequencer is currently locked into
|
|
* this port. Only relevant on VLV/CHV.
|
|
*/
|
|
enum pipe pps_pipe;
|
|
struct edp_power_seq pps_delays;
|
|
|
|
bool can_mst; /* this port supports mst */
|
|
bool is_mst;
|
|
int active_mst_links;
|
|
/* connector directly attached - won't be use for modeset in mst world */
|
|
struct intel_connector *attached_connector;
|
|
|
|
/* mst connector list */
|
|
struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES];
|
|
struct drm_dp_mst_topology_mgr mst_mgr;
|
|
|
|
uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index);
|
|
/*
|
|
* This function returns the value we have to program the AUX_CTL
|
|
* register with to kick off an AUX transaction.
|
|
*/
|
|
uint32_t (*get_aux_send_ctl)(struct intel_dp *dp,
|
|
bool has_aux_irq,
|
|
int send_bytes,
|
|
uint32_t aux_clock_divider);
|
|
bool train_set_valid;
|
|
|
|
/* Displayport compliance testing */
|
|
unsigned long compliance_test_type;
|
|
unsigned long compliance_test_data;
|
|
bool compliance_test_active;
|
|
};
|
|
|
|
struct intel_digital_port {
|
|
struct intel_encoder base;
|
|
enum port port;
|
|
u32 saved_port_bits;
|
|
struct intel_dp dp;
|
|
struct intel_hdmi hdmi;
|
|
enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool);
|
|
bool release_cl2_override;
|
|
};
|
|
|
|
struct intel_dp_mst_encoder {
|
|
struct intel_encoder base;
|
|
enum pipe pipe;
|
|
struct intel_digital_port *primary;
|
|
void *port; /* store this opaque as its illegal to dereference it */
|
|
};
|
|
|
|
static inline enum dpio_channel
|
|
vlv_dport_to_channel(struct intel_digital_port *dport)
|
|
{
|
|
switch (dport->port) {
|
|
case PORT_B:
|
|
case PORT_D:
|
|
return DPIO_CH0;
|
|
case PORT_C:
|
|
return DPIO_CH1;
|
|
default:
|
|
BUG();
|
|
}
|
|
}
|
|
|
|
static inline enum dpio_phy
|
|
vlv_dport_to_phy(struct intel_digital_port *dport)
|
|
{
|
|
switch (dport->port) {
|
|
case PORT_B:
|
|
case PORT_C:
|
|
return DPIO_PHY0;
|
|
case PORT_D:
|
|
return DPIO_PHY1;
|
|
default:
|
|
BUG();
|
|
}
|
|
}
|
|
|
|
static inline enum dpio_channel
|
|
vlv_pipe_to_channel(enum pipe pipe)
|
|
{
|
|
switch (pipe) {
|
|
case PIPE_A:
|
|
case PIPE_C:
|
|
return DPIO_CH0;
|
|
case PIPE_B:
|
|
return DPIO_CH1;
|
|
default:
|
|
BUG();
|
|
}
|
|
}
|
|
|
|
static inline struct drm_crtc *
|
|
intel_get_crtc_for_pipe(struct drm_device *dev, int pipe)
|
|
{
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
return dev_priv->pipe_to_crtc_mapping[pipe];
|
|
}
|
|
|
|
static inline struct drm_crtc *
|
|
intel_get_crtc_for_plane(struct drm_device *dev, int plane)
|
|
{
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
return dev_priv->plane_to_crtc_mapping[plane];
|
|
}
|
|
|
|
struct intel_unpin_work {
|
|
struct work_struct work;
|
|
struct drm_crtc *crtc;
|
|
struct drm_framebuffer *old_fb;
|
|
struct drm_i915_gem_object *pending_flip_obj;
|
|
struct drm_pending_vblank_event *event;
|
|
atomic_t pending;
|
|
#define INTEL_FLIP_INACTIVE 0
|
|
#define INTEL_FLIP_PENDING 1
|
|
#define INTEL_FLIP_COMPLETE 2
|
|
u32 flip_count;
|
|
u32 gtt_offset;
|
|
struct drm_i915_gem_request *flip_queued_req;
|
|
u32 flip_queued_vblank;
|
|
u32 flip_ready_vblank;
|
|
bool enable_stall_check;
|
|
};
|
|
|
|
struct intel_load_detect_pipe {
|
|
struct drm_framebuffer *release_fb;
|
|
bool load_detect_temp;
|
|
int dpms_mode;
|
|
};
|
|
|
|
static inline struct intel_encoder *
|
|
intel_attached_encoder(struct drm_connector *connector)
|
|
{
|
|
return to_intel_connector(connector)->encoder;
|
|
}
|
|
|
|
static inline struct intel_digital_port *
|
|
enc_to_dig_port(struct drm_encoder *encoder)
|
|
{
|
|
return container_of(encoder, struct intel_digital_port, base.base);
|
|
}
|
|
|
|
static inline struct intel_dp_mst_encoder *
|
|
enc_to_mst(struct drm_encoder *encoder)
|
|
{
|
|
return container_of(encoder, struct intel_dp_mst_encoder, base.base);
|
|
}
|
|
|
|
static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder)
|
|
{
|
|
return &enc_to_dig_port(encoder)->dp;
|
|
}
|
|
|
|
static inline struct intel_digital_port *
|
|
dp_to_dig_port(struct intel_dp *intel_dp)
|
|
{
|
|
return container_of(intel_dp, struct intel_digital_port, dp);
|
|
}
|
|
|
|
static inline struct intel_digital_port *
|
|
hdmi_to_dig_port(struct intel_hdmi *intel_hdmi)
|
|
{
|
|
return container_of(intel_hdmi, struct intel_digital_port, hdmi);
|
|
}
|
|
|
|
/*
|
|
* Returns the number of planes for this pipe, ie the number of sprites + 1
|
|
* (primary plane). This doesn't count the cursor plane then.
|
|
*/
|
|
static inline unsigned int intel_num_planes(struct intel_crtc *crtc)
|
|
{
|
|
return INTEL_INFO(crtc->base.dev)->num_sprites[crtc->pipe] + 1;
|
|
}
|
|
|
|
/* intel_fifo_underrun.c */
|
|
bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe, bool enable);
|
|
bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv,
|
|
enum transcoder pch_transcoder,
|
|
bool enable);
|
|
void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe);
|
|
void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,
|
|
enum transcoder pch_transcoder);
|
|
void i9xx_check_fifo_underruns(struct drm_i915_private *dev_priv);
|
|
|
|
/* i915_irq.c */
|
|
void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask);
|
|
void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask);
|
|
void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask);
|
|
void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask);
|
|
void gen6_reset_rps_interrupts(struct drm_device *dev);
|
|
void gen6_enable_rps_interrupts(struct drm_device *dev);
|
|
void gen6_disable_rps_interrupts(struct drm_device *dev);
|
|
u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask);
|
|
void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv);
|
|
void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv);
|
|
static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv)
|
|
{
|
|
/*
|
|
* We only use drm_irq_uninstall() at unload and VT switch, so
|
|
* this is the only thing we need to check.
|
|
*/
|
|
return dev_priv->pm.irqs_enabled;
|
|
}
|
|
|
|
int intel_get_crtc_scanline(struct intel_crtc *crtc);
|
|
void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
|
|
unsigned int pipe_mask);
|
|
|
|
/* intel_crt.c */
|
|
void intel_crt_init(struct drm_device *dev);
|
|
|
|
|
|
/* intel_ddi.c */
|
|
void intel_prepare_ddi(struct drm_device *dev);
|
|
void hsw_fdi_link_train(struct drm_crtc *crtc);
|
|
void intel_ddi_init(struct drm_device *dev, enum port port);
|
|
enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder);
|
|
bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe);
|
|
void intel_ddi_pll_init(struct drm_device *dev);
|
|
void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc);
|
|
void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,
|
|
enum transcoder cpu_transcoder);
|
|
void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc);
|
|
void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc);
|
|
bool intel_ddi_pll_select(struct intel_crtc *crtc,
|
|
struct intel_crtc_state *crtc_state);
|
|
void intel_ddi_set_pipe_settings(struct drm_crtc *crtc);
|
|
void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder);
|
|
bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector);
|
|
void intel_ddi_fdi_disable(struct drm_crtc *crtc);
|
|
void intel_ddi_get_config(struct intel_encoder *encoder,
|
|
struct intel_crtc_state *pipe_config);
|
|
struct intel_encoder *
|
|
intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state);
|
|
|
|
void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder);
|
|
void intel_ddi_clock_get(struct intel_encoder *encoder,
|
|
struct intel_crtc_state *pipe_config);
|
|
void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state);
|
|
uint32_t ddi_signal_levels(struct intel_dp *intel_dp);
|
|
|
|
/* intel_frontbuffer.c */
|
|
void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj,
|
|
enum fb_op_origin origin);
|
|
void intel_frontbuffer_flip_prepare(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
void intel_frontbuffer_flip_complete(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
void intel_frontbuffer_flip(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
unsigned int intel_fb_align_height(struct drm_device *dev,
|
|
unsigned int height,
|
|
uint32_t pixel_format,
|
|
uint64_t fb_format_modifier);
|
|
void intel_fb_obj_flush(struct drm_i915_gem_object *obj, bool retire,
|
|
enum fb_op_origin origin);
|
|
u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier,
|
|
uint32_t pixel_format);
|
|
|
|
/* intel_audio.c */
|
|
void intel_init_audio(struct drm_device *dev);
|
|
void intel_audio_codec_enable(struct intel_encoder *encoder);
|
|
void intel_audio_codec_disable(struct intel_encoder *encoder);
|
|
void i915_audio_component_init(struct drm_i915_private *dev_priv);
|
|
void i915_audio_component_cleanup(struct drm_i915_private *dev_priv);
|
|
|
|
/* intel_display.c */
|
|
extern const struct drm_plane_funcs intel_plane_funcs;
|
|
bool intel_has_pending_fb_unpin(struct drm_device *dev);
|
|
int intel_pch_rawclk(struct drm_device *dev);
|
|
int intel_hrawclk(struct drm_device *dev);
|
|
void intel_mark_busy(struct drm_device *dev);
|
|
void intel_mark_idle(struct drm_device *dev);
|
|
void intel_crtc_restore_mode(struct drm_crtc *crtc);
|
|
int intel_display_suspend(struct drm_device *dev);
|
|
void intel_encoder_destroy(struct drm_encoder *encoder);
|
|
int intel_connector_init(struct intel_connector *);
|
|
struct intel_connector *intel_connector_alloc(void);
|
|
bool intel_connector_get_hw_state(struct intel_connector *connector);
|
|
void intel_connector_attach_encoder(struct intel_connector *connector,
|
|
struct intel_encoder *encoder);
|
|
struct drm_encoder *intel_best_encoder(struct drm_connector *connector);
|
|
struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
|
|
struct drm_crtc *crtc);
|
|
enum pipe intel_get_pipe_from_connector(struct intel_connector *connector);
|
|
int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe);
|
|
bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type);
|
|
static inline void
|
|
intel_wait_for_vblank(struct drm_device *dev, int pipe)
|
|
{
|
|
drm_wait_one_vblank(dev, pipe);
|
|
}
|
|
int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp);
|
|
void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
|
|
struct intel_digital_port *dport,
|
|
unsigned int expected_mask);
|
|
bool intel_get_load_detect_pipe(struct drm_connector *connector,
|
|
struct drm_display_mode *mode,
|
|
struct intel_load_detect_pipe *old,
|
|
struct drm_modeset_acquire_ctx *ctx);
|
|
void intel_release_load_detect_pipe(struct drm_connector *connector,
|
|
struct intel_load_detect_pipe *old,
|
|
struct drm_modeset_acquire_ctx *ctx);
|
|
int intel_pin_and_fence_fb_obj(struct drm_plane *plane,
|
|
struct drm_framebuffer *fb,
|
|
const struct drm_plane_state *plane_state,
|
|
struct intel_engine_cs *pipelined,
|
|
struct drm_i915_gem_request **pipelined_request);
|
|
struct drm_framebuffer *
|
|
__intel_framebuffer_create(struct drm_device *dev,
|
|
struct drm_mode_fb_cmd2 *mode_cmd,
|
|
struct drm_i915_gem_object *obj);
|
|
void intel_prepare_page_flip(struct drm_device *dev, int plane);
|
|
void intel_finish_page_flip(struct drm_device *dev, int pipe);
|
|
void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
|
|
void intel_check_page_flip(struct drm_device *dev, int pipe);
|
|
int intel_prepare_plane_fb(struct drm_plane *plane,
|
|
const struct drm_plane_state *new_state);
|
|
void intel_cleanup_plane_fb(struct drm_plane *plane,
|
|
const struct drm_plane_state *old_state);
|
|
int intel_plane_atomic_get_property(struct drm_plane *plane,
|
|
const struct drm_plane_state *state,
|
|
struct drm_property *property,
|
|
uint64_t *val);
|
|
int intel_plane_atomic_set_property(struct drm_plane *plane,
|
|
struct drm_plane_state *state,
|
|
struct drm_property *property,
|
|
uint64_t val);
|
|
int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state,
|
|
struct drm_plane_state *plane_state);
|
|
|
|
unsigned int
|
|
intel_tile_height(struct drm_device *dev, uint32_t pixel_format,
|
|
uint64_t fb_format_modifier, unsigned int plane);
|
|
|
|
static inline bool
|
|
intel_rotation_90_or_270(unsigned int rotation)
|
|
{
|
|
return rotation & (BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270));
|
|
}
|
|
|
|
void intel_create_rotation_property(struct drm_device *dev,
|
|
struct intel_plane *plane);
|
|
|
|
/* shared dpll functions */
|
|
struct intel_shared_dpll *intel_crtc_to_shared_dpll(struct intel_crtc *crtc);
|
|
void assert_shared_dpll(struct drm_i915_private *dev_priv,
|
|
struct intel_shared_dpll *pll,
|
|
bool state);
|
|
#define assert_shared_dpll_enabled(d, p) assert_shared_dpll(d, p, true)
|
|
#define assert_shared_dpll_disabled(d, p) assert_shared_dpll(d, p, false)
|
|
struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc,
|
|
struct intel_crtc_state *state);
|
|
|
|
void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe,
|
|
const struct dpll *dpll);
|
|
void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe);
|
|
|
|
/* modesetting asserts */
|
|
void assert_panel_unlocked(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe);
|
|
void assert_pll(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe, bool state);
|
|
#define assert_pll_enabled(d, p) assert_pll(d, p, true)
|
|
#define assert_pll_disabled(d, p) assert_pll(d, p, false)
|
|
void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
|
|
enum pipe pipe, bool state);
|
|
#define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true)
|
|
#define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false)
|
|
void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state);
|
|
#define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
|
|
#define assert_pipe_disabled(d, p) assert_pipe(d, p, false)
|
|
unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv,
|
|
int *x, int *y,
|
|
unsigned int tiling_mode,
|
|
unsigned int bpp,
|
|
unsigned int pitch);
|
|
void intel_prepare_reset(struct drm_device *dev);
|
|
void intel_finish_reset(struct drm_device *dev);
|
|
void hsw_enable_pc8(struct drm_i915_private *dev_priv);
|
|
void hsw_disable_pc8(struct drm_i915_private *dev_priv);
|
|
void broxton_init_cdclk(struct drm_device *dev);
|
|
void broxton_uninit_cdclk(struct drm_device *dev);
|
|
void broxton_ddi_phy_init(struct drm_device *dev);
|
|
void broxton_ddi_phy_uninit(struct drm_device *dev);
|
|
void bxt_enable_dc9(struct drm_i915_private *dev_priv);
|
|
void bxt_disable_dc9(struct drm_i915_private *dev_priv);
|
|
void skl_init_cdclk(struct drm_i915_private *dev_priv);
|
|
void skl_uninit_cdclk(struct drm_i915_private *dev_priv);
|
|
void intel_dp_get_m_n(struct intel_crtc *crtc,
|
|
struct intel_crtc_state *pipe_config);
|
|
void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n);
|
|
int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n);
|
|
void
|
|
ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config,
|
|
int dotclock);
|
|
bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock,
|
|
intel_clock_t *best_clock);
|
|
int chv_calc_dpll_params(int refclk, intel_clock_t *pll_clock);
|
|
|
|
bool intel_crtc_active(struct drm_crtc *crtc);
|
|
void hsw_enable_ips(struct intel_crtc *crtc);
|
|
void hsw_disable_ips(struct intel_crtc *crtc);
|
|
enum intel_display_power_domain
|
|
intel_display_port_power_domain(struct intel_encoder *intel_encoder);
|
|
enum intel_display_power_domain
|
|
intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder);
|
|
void intel_mode_from_pipe_config(struct drm_display_mode *mode,
|
|
struct intel_crtc_state *pipe_config);
|
|
void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc);
|
|
void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file);
|
|
|
|
int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state);
|
|
int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state);
|
|
|
|
unsigned long intel_plane_obj_offset(struct intel_plane *intel_plane,
|
|
struct drm_i915_gem_object *obj,
|
|
unsigned int plane);
|
|
|
|
u32 skl_plane_ctl_format(uint32_t pixel_format);
|
|
u32 skl_plane_ctl_tiling(uint64_t fb_modifier);
|
|
u32 skl_plane_ctl_rotation(unsigned int rotation);
|
|
|
|
/* intel_csr.c */
|
|
void intel_csr_ucode_init(struct drm_device *dev);
|
|
enum csr_state intel_csr_load_status_get(struct drm_i915_private *dev_priv);
|
|
void intel_csr_load_status_set(struct drm_i915_private *dev_priv,
|
|
enum csr_state state);
|
|
void intel_csr_load_program(struct drm_device *dev);
|
|
void intel_csr_ucode_fini(struct drm_device *dev);
|
|
void assert_csr_loaded(struct drm_i915_private *dev_priv);
|
|
|
|
/* intel_dp.c */
|
|
void intel_dp_init(struct drm_device *dev, int output_reg, enum port port);
|
|
bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port,
|
|
struct intel_connector *intel_connector);
|
|
void intel_dp_set_link_params(struct intel_dp *intel_dp,
|
|
const struct intel_crtc_state *pipe_config);
|
|
void intel_dp_start_link_train(struct intel_dp *intel_dp);
|
|
void intel_dp_stop_link_train(struct intel_dp *intel_dp);
|
|
void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode);
|
|
void intel_dp_encoder_destroy(struct drm_encoder *encoder);
|
|
int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc);
|
|
bool intel_dp_compute_config(struct intel_encoder *encoder,
|
|
struct intel_crtc_state *pipe_config);
|
|
bool intel_dp_is_edp(struct drm_device *dev, enum port port);
|
|
enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port,
|
|
bool long_hpd);
|
|
void intel_edp_backlight_on(struct intel_dp *intel_dp);
|
|
void intel_edp_backlight_off(struct intel_dp *intel_dp);
|
|
void intel_edp_panel_vdd_on(struct intel_dp *intel_dp);
|
|
void intel_edp_panel_on(struct intel_dp *intel_dp);
|
|
void intel_edp_panel_off(struct intel_dp *intel_dp);
|
|
void intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector);
|
|
void intel_dp_mst_suspend(struct drm_device *dev);
|
|
void intel_dp_mst_resume(struct drm_device *dev);
|
|
int intel_dp_max_link_rate(struct intel_dp *intel_dp);
|
|
int intel_dp_rate_select(struct intel_dp *intel_dp, int rate);
|
|
void intel_dp_hot_plug(struct intel_encoder *intel_encoder);
|
|
void vlv_power_sequencer_reset(struct drm_i915_private *dev_priv);
|
|
uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes);
|
|
void intel_plane_destroy(struct drm_plane *plane);
|
|
void intel_edp_drrs_enable(struct intel_dp *intel_dp);
|
|
void intel_edp_drrs_disable(struct intel_dp *intel_dp);
|
|
void intel_edp_drrs_invalidate(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
void intel_edp_drrs_flush(struct drm_device *dev, unsigned frontbuffer_bits);
|
|
bool intel_digital_port_connected(struct drm_i915_private *dev_priv,
|
|
struct intel_digital_port *port);
|
|
void hsw_dp_set_ddi_pll_sel(struct intel_crtc_state *pipe_config);
|
|
|
|
/* intel_dp_mst.c */
|
|
int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id);
|
|
void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port);
|
|
/* intel_dsi.c */
|
|
void intel_dsi_init(struct drm_device *dev);
|
|
|
|
|
|
/* intel_dvo.c */
|
|
void intel_dvo_init(struct drm_device *dev);
|
|
|
|
|
|
/* legacy fbdev emulation in intel_fbdev.c */
|
|
#ifdef CONFIG_DRM_FBDEV_EMULATION
|
|
extern int intel_fbdev_init(struct drm_device *dev);
|
|
extern void intel_fbdev_initial_config(void *data, async_cookie_t cookie);
|
|
extern void intel_fbdev_fini(struct drm_device *dev);
|
|
extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous);
|
|
extern void intel_fbdev_output_poll_changed(struct drm_device *dev);
|
|
extern void intel_fbdev_restore_mode(struct drm_device *dev);
|
|
#else
|
|
static inline int intel_fbdev_init(struct drm_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void intel_fbdev_initial_config(void *data, async_cookie_t cookie)
|
|
{
|
|
}
|
|
|
|
static inline void intel_fbdev_fini(struct drm_device *dev)
|
|
{
|
|
}
|
|
|
|
static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous)
|
|
{
|
|
}
|
|
|
|
static inline void intel_fbdev_restore_mode(struct drm_device *dev)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
/* intel_fbc.c */
|
|
bool intel_fbc_enabled(struct drm_i915_private *dev_priv);
|
|
void intel_fbc_update(struct drm_i915_private *dev_priv);
|
|
void intel_fbc_init(struct drm_i915_private *dev_priv);
|
|
void intel_fbc_disable(struct drm_i915_private *dev_priv);
|
|
void intel_fbc_disable_crtc(struct intel_crtc *crtc);
|
|
void intel_fbc_invalidate(struct drm_i915_private *dev_priv,
|
|
unsigned int frontbuffer_bits,
|
|
enum fb_op_origin origin);
|
|
void intel_fbc_flush(struct drm_i915_private *dev_priv,
|
|
unsigned int frontbuffer_bits, enum fb_op_origin origin);
|
|
const char *intel_no_fbc_reason_str(enum no_fbc_reason reason);
|
|
void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv);
|
|
|
|
/* intel_hdmi.c */
|
|
void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port);
|
|
void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port,
|
|
struct intel_connector *intel_connector);
|
|
struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder);
|
|
bool intel_hdmi_compute_config(struct intel_encoder *encoder,
|
|
struct intel_crtc_state *pipe_config);
|
|
|
|
|
|
/* intel_lvds.c */
|
|
void intel_lvds_init(struct drm_device *dev);
|
|
bool intel_is_dual_link_lvds(struct drm_device *dev);
|
|
|
|
|
|
/* intel_modes.c */
|
|
int intel_connector_update_modes(struct drm_connector *connector,
|
|
struct edid *edid);
|
|
int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
|
|
void intel_attach_force_audio_property(struct drm_connector *connector);
|
|
void intel_attach_broadcast_rgb_property(struct drm_connector *connector);
|
|
void intel_attach_aspect_ratio_property(struct drm_connector *connector);
|
|
|
|
|
|
/* intel_overlay.c */
|
|
void intel_setup_overlay(struct drm_device *dev);
|
|
void intel_cleanup_overlay(struct drm_device *dev);
|
|
int intel_overlay_switch_off(struct intel_overlay *overlay);
|
|
int intel_overlay_put_image(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
int intel_overlay_attrs(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
void intel_overlay_reset(struct drm_i915_private *dev_priv);
|
|
|
|
|
|
/* intel_panel.c */
|
|
int intel_panel_init(struct intel_panel *panel,
|
|
struct drm_display_mode *fixed_mode,
|
|
struct drm_display_mode *downclock_mode);
|
|
void intel_panel_fini(struct intel_panel *panel);
|
|
void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
|
|
struct drm_display_mode *adjusted_mode);
|
|
void intel_pch_panel_fitting(struct intel_crtc *crtc,
|
|
struct intel_crtc_state *pipe_config,
|
|
int fitting_mode);
|
|
void intel_gmch_panel_fitting(struct intel_crtc *crtc,
|
|
struct intel_crtc_state *pipe_config,
|
|
int fitting_mode);
|
|
void intel_panel_set_backlight_acpi(struct intel_connector *connector,
|
|
u32 level, u32 max);
|
|
int intel_panel_setup_backlight(struct drm_connector *connector, enum pipe pipe);
|
|
void intel_panel_enable_backlight(struct intel_connector *connector);
|
|
void intel_panel_disable_backlight(struct intel_connector *connector);
|
|
void intel_panel_destroy_backlight(struct drm_connector *connector);
|
|
enum drm_connector_status intel_panel_detect(struct drm_device *dev);
|
|
extern struct drm_display_mode *intel_find_panel_downclock(
|
|
struct drm_device *dev,
|
|
struct drm_display_mode *fixed_mode,
|
|
struct drm_connector *connector);
|
|
void intel_backlight_register(struct drm_device *dev);
|
|
void intel_backlight_unregister(struct drm_device *dev);
|
|
|
|
|
|
/* intel_psr.c */
|
|
void intel_psr_enable(struct intel_dp *intel_dp);
|
|
void intel_psr_disable(struct intel_dp *intel_dp);
|
|
void intel_psr_invalidate(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
void intel_psr_flush(struct drm_device *dev,
|
|
unsigned frontbuffer_bits,
|
|
enum fb_op_origin origin);
|
|
void intel_psr_init(struct drm_device *dev);
|
|
void intel_psr_single_frame_update(struct drm_device *dev,
|
|
unsigned frontbuffer_bits);
|
|
|
|
/* intel_runtime_pm.c */
|
|
int intel_power_domains_init(struct drm_i915_private *);
|
|
void intel_power_domains_fini(struct drm_i915_private *);
|
|
void intel_power_domains_init_hw(struct drm_i915_private *dev_priv);
|
|
void intel_runtime_pm_enable(struct drm_i915_private *dev_priv);
|
|
|
|
bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv,
|
|
enum intel_display_power_domain domain);
|
|
bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv,
|
|
enum intel_display_power_domain domain);
|
|
void intel_display_power_get(struct drm_i915_private *dev_priv,
|
|
enum intel_display_power_domain domain);
|
|
void intel_display_power_put(struct drm_i915_private *dev_priv,
|
|
enum intel_display_power_domain domain);
|
|
void intel_runtime_pm_get(struct drm_i915_private *dev_priv);
|
|
void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv);
|
|
void intel_runtime_pm_put(struct drm_i915_private *dev_priv);
|
|
|
|
void intel_display_set_init_power(struct drm_i915_private *dev, bool enable);
|
|
|
|
void chv_phy_powergate_lanes(struct intel_encoder *encoder,
|
|
bool override, unsigned int mask);
|
|
bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy,
|
|
enum dpio_channel ch, bool override);
|
|
|
|
|
|
/* intel_pm.c */
|
|
void intel_init_clock_gating(struct drm_device *dev);
|
|
void intel_suspend_hw(struct drm_device *dev);
|
|
int ilk_wm_max_level(const struct drm_device *dev);
|
|
void intel_update_watermarks(struct drm_crtc *crtc);
|
|
void intel_update_sprite_watermarks(struct drm_plane *plane,
|
|
struct drm_crtc *crtc,
|
|
uint32_t sprite_width,
|
|
uint32_t sprite_height,
|
|
int pixel_size,
|
|
bool enabled, bool scaled);
|
|
void intel_init_pm(struct drm_device *dev);
|
|
void intel_pm_setup(struct drm_device *dev);
|
|
void intel_gpu_ips_init(struct drm_i915_private *dev_priv);
|
|
void intel_gpu_ips_teardown(void);
|
|
void intel_init_gt_powersave(struct drm_device *dev);
|
|
void intel_cleanup_gt_powersave(struct drm_device *dev);
|
|
void intel_enable_gt_powersave(struct drm_device *dev);
|
|
void intel_disable_gt_powersave(struct drm_device *dev);
|
|
void intel_suspend_gt_powersave(struct drm_device *dev);
|
|
void intel_reset_gt_powersave(struct drm_device *dev);
|
|
void gen6_update_ring_freq(struct drm_device *dev);
|
|
void gen6_rps_busy(struct drm_i915_private *dev_priv);
|
|
void gen6_rps_reset_ei(struct drm_i915_private *dev_priv);
|
|
void gen6_rps_idle(struct drm_i915_private *dev_priv);
|
|
void gen6_rps_boost(struct drm_i915_private *dev_priv,
|
|
struct intel_rps_client *rps,
|
|
unsigned long submitted);
|
|
void intel_queue_rps_boost_for_request(struct drm_device *dev,
|
|
struct drm_i915_gem_request *req);
|
|
void vlv_wm_get_hw_state(struct drm_device *dev);
|
|
void ilk_wm_get_hw_state(struct drm_device *dev);
|
|
void skl_wm_get_hw_state(struct drm_device *dev);
|
|
void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
|
|
struct skl_ddb_allocation *ddb /* out */);
|
|
uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config);
|
|
|
|
/* intel_sdvo.c */
|
|
bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob);
|
|
|
|
|
|
/* intel_sprite.c */
|
|
int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane);
|
|
int intel_sprite_set_colorkey(struct drm_device *dev, void *data,
|
|
struct drm_file *file_priv);
|
|
void intel_pipe_update_start(struct intel_crtc *crtc);
|
|
void intel_pipe_update_end(struct intel_crtc *crtc);
|
|
|
|
/* intel_tv.c */
|
|
void intel_tv_init(struct drm_device *dev);
|
|
|
|
/* intel_atomic.c */
|
|
int intel_connector_atomic_get_property(struct drm_connector *connector,
|
|
const struct drm_connector_state *state,
|
|
struct drm_property *property,
|
|
uint64_t *val);
|
|
struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc);
|
|
void intel_crtc_destroy_state(struct drm_crtc *crtc,
|
|
struct drm_crtc_state *state);
|
|
struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev);
|
|
void intel_atomic_state_clear(struct drm_atomic_state *);
|
|
struct intel_shared_dpll_config *
|
|
intel_atomic_get_shared_dpll_state(struct drm_atomic_state *s);
|
|
|
|
static inline struct intel_crtc_state *
|
|
intel_atomic_get_crtc_state(struct drm_atomic_state *state,
|
|
struct intel_crtc *crtc)
|
|
{
|
|
struct drm_crtc_state *crtc_state;
|
|
crtc_state = drm_atomic_get_crtc_state(state, &crtc->base);
|
|
if (IS_ERR(crtc_state))
|
|
return ERR_CAST(crtc_state);
|
|
|
|
return to_intel_crtc_state(crtc_state);
|
|
}
|
|
int intel_atomic_setup_scalers(struct drm_device *dev,
|
|
struct intel_crtc *intel_crtc,
|
|
struct intel_crtc_state *crtc_state);
|
|
|
|
/* intel_atomic_plane.c */
|
|
struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane);
|
|
struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane);
|
|
void intel_plane_destroy_state(struct drm_plane *plane,
|
|
struct drm_plane_state *state);
|
|
extern const struct drm_plane_helper_funcs intel_plane_helper_funcs;
|
|
|
|
#endif /* __INTEL_DRV_H__ */
|